Find your dream job faster with JobLogr
AI-powered job search, resume help, and more.
Try for Free
Groq

Groq

via LinkedIn

Apply Now
All our jobs are verified from trusted employers and sources. We connect to legitimate platforms only.

Post Silicon Validation Engineer

Anywhere
full-time
Posted 10/1/2025
Verified Source
Key Skills:
Silicon validation
SERDES, DDR, high-speed interface design
System marginality validation
Lab equipment usage (oscilloscope, logic analyzer, spectrum analyzers, BERTs)
Python test scripting
Root cause analysis
Hardware/software interaction

Compensation

Salary Range

$182K - 365K a year

Responsibilities

Drive quality and reliability for advanced AI accelerators through silicon bring-up, validation, test optimization, and mentoring junior engineers.

Requirements

Requires BE or ME degree with silicon validation experience, strong hardware lab skills, software scripting proficiency, and ability to debug SOC IP and boards.

Full Description

Mission: drive and yield, quality & reliability for the most advanced AI accelerator on the market. Responsibilities & Opportunities In This Role • Bring-up & Silicon Characterization • Validation of C2C, PCIe, CXL, DDRx, LPDDR controller/chips • Validation of SRAM and Vmin optimization • Scripting and test data processing to extract meaningful signals • Develop and integrate software test applications for effective product stress and SLT screening and collaborate with software teams to evaluate system performance and HW/SW interaction under various conditions. • SLT test time optimization, including shift right strategies STL to ATE • Test time, DPM, & yield optimization for effective production screens • Root cause analysis and RMA processing • Mentor Junior Engineers when the project need arises • Experience in Post Silicon Electrical Validation of server processors (if server processor is too specific, you can remove server) Ideal Candidates Have/are • Silicon validation experience, preferably in the area of SERDES, DDR or high-speed interface design. BE or ME Graduate • Experience in system marginality validation • Good understanding of lab equipment and measurement techniques for high-speed interfaces. High speed scopes, probes, spectrum analyzers, BERTs. • Knowledge of board and package design, signal integrity and power integrity a plus • Knowledge of DDR trainings and memory system operation a plus • Software proficiency for python test scripting, data handling and reporting • Laboratory experience, including hands-on use of equipment: oscilloscope, logic analyzer, etc. • Excellent problem-solving skills, good communication skills and ability to work cooperatively in a team environment • Debug issues with SOC IP and boards as needed. Attributes Of a Groqster • Humility - Egos are checked at the door • Collaborative & Team Savvy - We make up the smartest person in the room, together • Growth & Giver Mindset - Learn it all versus know it all, we share knowledge generously • Curious & Innovative - Take a creative approach to projects, problems, and design • Passion, Grit, & Boldness - no limit thinking, fueling informed risk taking If this sounds like you, we’d love to hear from you! Location: On‑Site Availability – Willing to work from Groq’s San Jose hardware lab a few times per week, with the flexibility to be on‑site full‑time during critical project phases. Compensation: At Groq, a competitive base salary is part of our comprehensive compensation package, which includes equity and benefits. For this role, the base salary range is $181,700 to $365,400, determined by your location, skills, qualifications, experience and internal benchmarks. This range is specific to roles in the United States, compensation for candidates outside the USA will be dependent on the local market.

This job posting was last updated on 10/2/2025

Ready to have AI work for you in your job search?

Sign-up for free and start using JobLogr today!

Get Started »
JobLogr badgeTinyLaunch BadgeJobLogr - AI Job Search Tools to Land Your Next Job Faster than Ever | Product Hunt